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ABSTRACT 
Tiris project is about the study of MOSFETs parallelism and its effects on 
SRBC circuit. Output current in the circuit will always be the main concern. Other 
main issue is high conduction loss. Hence, MOSFETs parallelism is used to 
produce high output current and reduce body diode conduction loss. The applied 
circuit is Synchronous Rectifier Buck Converter (SRBC). There are several 
configurations in paralleling the MOSFETs at both switches from I x 1 up to 4x4. 
The simulation work will be conducted into two modes which are in Continuous 
Conduction Mode (CCM) and Discontinuous Conduction Mode (DCM). Analysis 
will be carried out in order to choose the optimized configuration that gives the 
best outcome based on design requirement such as produce high output current, 
minimal body diode conduction loss and 3V as output voltage. It is found that for 
CCM, the optimized configuration is (SJ:4, S2:1). As for DCM, the optimized 
configuration is (SJ:4, S2:3). Once the optimized configuration has been chosed, it 
will then compare to other SRBC circuits. They are SRBC with Conventional 
Gate Driver (CGD), Adaptive Gate Driver (AGD), compensator and AGD, and 
lastly SRBC with MPPT controller. For CCM, it is found that among all, 
MOSFETs parallelism can produce the second higher output current by 863.84 
rnA as SRBC with MPPT controller produces the highest output. Whilst for DCM, 
MOSFETs parallelism also produce second higher output current and successfully 
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1.1 Research Rationale 
CHAPTER I 
INTRODUCTION 
High output current IS very important for every circuit. It has been 
identified that paralleling MOSFETs is one way to increase output current and 
also reduce body diode conduction loss. This work is to investigate the effect of 
MOSFETs parallelism. The applied circuit used in this project is Synchronous 
Rectifier Buck Converter (SRBC). Continuous Conduction Mode (CCM) and 
Discontinuous Conduction Mode (DCM) are included in this investigation. 
Optimized configuration will be chosen for both DCM and CCM. 
1.2 Problem Statement 
Output current in the circuit will always be the main concern. Other main 
1ssue is high conduction loss. It is known that by having several MOSFET 
switches connected in parallel, not only can help in increasing output current, but 
also able to reduce conduction loss. This work is to investigate the possible 
benefits and problems associated with MOSFETs paralleling operation. SRBC 
will be used as applied circuit. SRBC is widely used in low power DC-DC such as 
in mobile application, computer processor unit or part of the battery charging 
power module circuit. There are several configurations of MOSFETs paralleling 
at the switches that can be connected. Hence, the research is to fmd out the 
differences in the result and identify which configuration is the most effective and 
give best output outcomes. 
1 
1.4 Objective 
Upon completing the project, few objectives will be achieved. They are: 
• To understand concept ofMOSFETs parallelism. 
• To relate the effect of MOSFETs parallelism on the converter's 
performance (conventional SRBC circuit and SRBC circuit with 
controller). 
• To compare several configurations of MOSFETs parallelism on other 
converters which are, SRBC with CGD, SRBC with AGD, SRBC with 
compensator and AGD and SRBC with MPPT controller. 
• To identify optimized configuration of MOSFETs parallelism for CCM 
andDCM. 
• To analyze the results for CCM (Continuous Conduction Mode) and DCM 
(Discontinuous Conduction Mode). 
1.5 Scope Of Study 
This project will be using PSPICE simulation to simulate few different 
configurations of MOSFET parallelisms in SRBC. The difference of each 
configuration will be the placement of multiple MOSFETs in parallel whether it is 
either connected to switch 1 or switch 2 or both. Study of the circuit and its 
component are very crucial to have better understanding throughout the research. 
Overall, the project scope can be divided into two stages. The first stage is to 
study the theories of MOSFETs parallelism in SRBC circuit and getting familiar 
with PSPICE simulation. The second stage is to model and simulate few 
configurations of MOSFETs parallelism using PSPICE. After that, analysis of the 




2.1 Pulse Width Modulation (PWM) 
PWM techniques are broadly utilized in digital-to-analog conversion, 
power conversion and also DC-DC voltage conversion. PWM creates analog 
outputs by using 'high' and 'low' signal of digital pulses. It adjusts the duty ratio; 
D. Duty Ratio refers to the amount of time in the period that the pulses are active 
or high. It is typically specified as a percentage of the full period to generate 
voltage in the range of 0 % to 100 % from the maximum supply voltage, 
depending on the PWM resolution. The PWM resolution is the maximum of 
pulses that can be packed into a PWM period. For higher switching frequency,.fs, 
the resolution will be lower. A PWM period is an arbitrary time given particularly 
to any switching circuit [1]. 
2.1.1 TypesofPWM 
PWM can be divided into two types which are digital and analog. 
Compared to the analog pulse width modulator, digital pulse width 
modulators are simpler. However their resolution is poor. This is because 
they control the duty-cycle by a binary increment fashion. As for the 
analog PWMs controllers, they are more complex than the digital ones, 
but, they are more efficient. This is due to the high resolution if operating 
at low speed. The operation of an analog pulse width modulator is mainly 
based on the comparison of a voltage proportional to the duty-cycle of the 






Figure 1 Analog PWM Generation 





The common conventional analog PWM signal is generated by comparing 
the triangular waveform voltage, Vtr; with constant reference voltage, Vref using a 
ramp generator and a comparator block as shown in Figure 1. The comparator will 
produce an output each time Vtr; goes above Vref, For this type of pulse modulator, 
the width of the pulse can be adjusted by varying the Vref· The output voltage 
generated by the comparator depends on the swing voltage applied to the 
comparator. The design is complex and sometimes is not suitable for high 







Figure 2 Pulse Modulator Circuit 
Figure 2 shows the pulse modulator circuit. If the swing voltage is from 0 
V to 1 V, the comparator will produce 1 V when V 1,i is greater than Vref Whereas, 
0 V will be produced when Vtri is less than Vref· 
An accurate design of PWM signal is crucial in driving the MOSFET 
switch especially for gate driver. The range of applied gate voltage must be given 
above its threshold voltage, V,h so that it can turn on with sufficient charge. In 
megahertz switching frequency, the PWM output normally contains high 
harmonic distortion and noise, which make the design complicated [1,3, 4]. 
5 
2.2MOSFET 
2.2.1 Switching Characteristics of MOSFET 
The most important parameters in MOSFET switching are gate-
source voltage (vg8), drain-source voltage (vds) and drain current (ids) as in 
the figure 3 below: 
MOSFET 
Figure 3 N-Channel Enhancement Type MOSFET 
N-channel enhancement type MOSFETS are the most well-known for use 
in power switching circuits and applications. The drive voltage or voltage applied 
between gate and source to turn on the MOSFET must exceed a threshold value 
Vr 4 V although values of I 0 V- 12 V are actually needed to ensure the MOSFET 
is fully conducting. Reducing the drive voltage to below Vr will cause the 
MOSFET to tum off. [5] 
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2. 2. 2 Turn on and Off Characteristics 
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Figure 4 Turn On and Off Characteristics ofMOSFET [1] 
Turn-on time (ton) and current tum-on delay time (ld(onJ1) indicate how fast 
MOSFET reacts during turn-on switching transient This gives total turn-on time. 
Increased delay time will eventually limit the maximum switching frequency. The 
PWM signal received at the gate terminal of the MOSFET can be distorted by the 
longer turn-on delay. As current rise time (trise) on the other hand contributes to 
how fast drain current reaches the load indicating the speed of the circuit Other 
parameters such as di/dt of tum-on current, voltage fall time (~rv), dv/dt tum-off 
voltage, current overshoot and turn-on energy loss (Eon) are included in the total 
tum-on duration. 
The tum-off characteristics exhibit the same functions as the tum-on 
except for the behavior of current, voltage and their related switching times and 
losses which depend on tum-off duration. Among the parameters are turn-off time 
(t01f), current turn-off delay time (IJroJ), current fall time (t.fi), voltage rise time 
(trv), di/dt of tum-off current, dv/dt of turn-on voltage, voltage overshoot and its 
7 
respective turn-off energy loss. Because of the switching loss in MOSFET is 
critical in high frequency operation, these turn-on and turn-off characteristics 
must be understood as they contribute to switching losses in the MOSFET. 
[1,3,4,6] 
2.2.2 MOSFET Selection 
In most circumstances, MOSFET is preferred as a switching device for 
high switching frequency operation. In SRBC circuit operation, MOSFETs have 
to fulfill the system requirement in reducing loss and cost. The selection of 
MOSFET is based upon the following criteria: 
a) Low power dissipation of switching device in megahertz range. 
b) Figure of Merit of Rds(on) and gate charge. 
c) Turn-on delay time (td(mJ), rise time (trise), turn-off delay time (fd(o.tl) and fall 
time (t1) which have to be small for possible good switching performance. 
2.2.3 MOSFET Conduction Loss 
All components in a DC-DC converter, such as capacitors, inductors and 
switches are non-ideal. They have their own resistive components, RESR· Hence, 
the power dissipation due to the current that through them is unavoidable. When 
the device is in the on-state, almost all of them dissipate in a MOSFET. Equations 
(1) and Eq. (2) below show that conduction losses of S1 and S2 depend on their 
Rds(on! and D. [1,3,4,6,7] 





Ideal switch Rds(on) 
Gate 
Figure 5 Equivalent circuit ofMOSFET 
Figure 5 shows the equivalent circuit of MOSFET. The on-resistance 
components, Rds(onJ of MOSFET depends on the junction temperature of the 





L 1 l 
S2 --j 
c R 
Figure 6 MOSFETs switches in SRBC circuit 
The conduction loss can be reduced by minimizing this in both switches 
Sl and S2. The other way to reduce conduction loss is via multiple paralleling of 
S2 switch. This will lower effective Rds(on) since it reduces i2R loss but increase 
the gate drive loss [8]. 
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2. 2. 4 Body Diode Conduction Loss 
When SJ and S2 are off, parasitic body diode of S2 is forward biased 
because of the continuity of ho, and therefore generating an undershoot of 
approximately- 0.7 Vat VN [9]. This whole negative duration shows the duration 
of body diode conduction. S2 body diode is turned on with ZVS by a circulating 
current that flows into L as soon as SJ is turned off. Though, S2 can concurrently 
conduct with its body diode, creating stored charge that must be removed before 
S2 can support voltage. This leads to high switching loss in Sl and an increase in 
reverse recovery loss in S2 body diode. Thus, S2 needs to be turned off 
completely before Sl starts to conduct during Td. After Td delay ends, S2 will start 
to conduct As the forward voltage drop across S2 is much lower than its body 
diode voltage drop, this will allow h to flow through S2 instead [10]. Fig. 7 shows 






Node Voltage, VN 
L + 
R c ~~~------4-----~--~~ 
Figure 7 Body Diode Conduction 
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The effect of body diode is circled in the Figure 7. The period of the body 
diode conduction is related to h Body diode conduction period will be longer if 
Td is longer. Allowing the h to flow through the body diode of S2 switch has a 
degrading effect on the overall converter's performance since it contributes to the 
losses. Note that the ~t increases with Td and so does the body diode conduction 
loss. This shows that as Td value increases, the power losses will increase thus 
affect the performance of the circuit. The equation is given by Eq. (3), 
where 
VF =body diode forward voltage drop 
~t = body diode conduction time 
(3) 
The losses are proportional to the body diode conduction time. A smaller 
body diode conduction time, ~t will have smaller conduction losses. Therefore, in 
order to have a low body diode loss, a shorter Td delay is required. The additional 
loss due to body diode conduction can be as high as 6 % from overall loss in high 
frequency low output voltage power stage [II]. 
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2.3 MOSFET Parallelism 
A number of MOSFETs can be paralleled to handle higher output currents. 
Paralleling MOSFETs can also be used for further reduction in the on-resistance 
of the rectifying path. On the other hand, MOSFETs need to be paralleled to 
decrease the conduction loss. 
2.3.1 Parallel Operation ofMOSFETs 
The parallel connection of MOSFETs allows higher load currents to be 
handled by sharing the current between the individual switches. Because 
MOSFETs have a positive temperature coefficient they can be paralled without 
the need for source resistors (BJTs need small emitter resistors that provide 
negative feedback). If one MOSFET starts to draw slightly more current than the 
others it heats up and its impedance increases which results in the current through 
it decreasing. Parallel MOSFETs should be mounted close together so that the 




Figure 8 Parallel Connected MOSFETs 
Paralleling MOSFETs might be used either for reduction of the on-
resistance for efficiency considerations or for increasing the current handling 
capability of the converter. 
Without the need of equalizing resistors, dynamic current balancing 
transformers, or active gate drive feedback, MOSFETs can operate in parallel. 
Nevertheless, current sharing must be assured between the devices to prevent 
current and thermal stresses on any of the devices. Transient current sharing turn 
out to be important at high switching frequencies. The transient current nnbalance 
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can be limited by power circuit layout, device parameter watching and appropriate 
gate drive design. At lower switching frequencies the MOSFET on resistance 
strongly influences current sharing, but transient current sharing remains an 
important design factor [ 13]. 
2.3.2 Worst-Case for N Parallel MOSFETs 
The worst-case analysis has to take the components' spread into 
consideration and requires specified ranges. Subjects to tolerances are the on-
resistances at reference temperature, ROi, the thermal impedances, Zthi, and the 
branch inductances, Li. As for the on-resistances, usually only the maximum value 
is specified, which means that ROi lies between zero and RO(Max). 
Worst-Case Modelling 
Increasing the path impedance of a first branch causes a temperature rise 
in the devices of the other branches. Hence, in worst-case, all but one branch must 
exhibit the maximum specified electric impedance, thereby worsening the device 
temperature of the lowest impedance branch, or also referred to as critical branch. 
Further, it is obvious that in worst-case, the thermal impedance of every branch 
must be at the maximum specified value, i.e. highest thermal resistance and 
lowest thermal capacitance. 
14 
Figure 9 MOSFETs parallel 
Therefore, the configuration of figure 9 with only two branches in parallel 
can be taken to model the general worst-case scenario. If M1 represents the critical 
branch, worst case is given by Eq. (4) to Eq. (7); 
R01 : Ro(Crit) 
Ro(Max) Roo=--== N-1 
(4) 




Lmax and Lmin are the maximum and milllmum specified total branch 
inductances. Ro(Crit) is the worst-case resistance (at reference temperature) of the 
critical branch, which still has to be determined. M2 represents the remaining N-1 
equal MOSFETs in parallel, each of them exhibits the maximum impedance. [14] 
2.3.3 MOSFETs in Series 
MOSFETs may be operated in series to increase their voltage-handling 
capability. It is very crucial that the series-connected MOSFETs are turned on and 
off simultaneously. Or else, the slowest device at turn-on and the fastest device at 
turn-off might be subjected to the full voltage of the collector-emitter (or drain-
source) circuit and that particular device may be destroyed due to a high voltage 
[15]. 
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2.3.4 Summary of Journals Related to MOSFETs Parallelism 
Table 2.1 Summary of Related Journals 
Paper Circuit Advautage(s) lssue(s) 
Applied 
a) Lopez, T .; Elferich, R.; , Half-bridge -analysis of thermal -in case of ideal switches, 
"Current Sharing of Paralleled with constant aspects of branch inductance can 
Power MOSFETs at PWM input voltage paralleling affect the worst-case 
Operation," Power Electronics and constant MOSFETs temperature rise in 
Specialists Conference, 2006. output current parallel MOSFETs. 
PESC '06. 37th IEEE, vol., 
no., pp.l-7, 18-22 June 2006 
b) Hongfang Wang; Wang, F.; Half-bridge -To achieve high -power MOSFETs 
, "Power MOSFETs three-level switching frequency, parameters may exhibit 
Paralleling Operation for High parallel low power loss and some discrepancies, 
Power High Density resonant small package. which can be worse as 
Converters," Industry converter temperature varies. 
Applications Conference, - Directly paralleled 
2006. 4 I st !AS Annual power MOSFETs, 
Meeting. Conference Record without balancing 
of the 2006 IEEE , switching transients 
current, leads to uneven 
power dissipation. 
c) Lopez, T.; Elferich, R.;, Half-bridge - investigation of -Maximum operating 
"Static paralleling of power static issues of temperature of each 
MOSFETs in thermal paralleling individual junction. 
equilibrium," Applied Power MOFSETs, -no electro thermal time 
Electronics Conference and particularly the constants are considered. 
Exposition, 2006. APEC '06. worst-case scenarios 
Twenty-First Annual IEEE, leading to the 
vol., no., pp. 7 pp., 19-23 maximum 
March2006 temperature rise in 
the devices. 
d) James B. F orsytbe, Clamped -MOSFET generated -parameter mismatched 
"Paralleling of Power inductive load unbalance can be between parallel 
MOSFETs For Higher Power MOSFET held to acceptable MOSFETs branches. 
Output", International rectifier power circuit levels through 
technical paper. appropriate driver 
design or power 
circuit design or 
parameter screening. 
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2.4 Synchronous Rectifier Buck Converter (SRBC) 
Synchronous Rectifier Buck Converter (SRBC) circuit basically comes 
from the same family as Buck converter. The circuit is called as synchronous 
rectifier buck converter by replacing diode with another power MOSFET. The 82 
switch is synchronous rectifier since it only turns on after 81 switch is off. Once 
the control switch 81 is turned on, it transfers the energy and charges the inductor 
current to the load. 
The load current will either be operating in Continuous Conduction Mode 
(CCM) or Discontinuous Conduction Mode (DCM) by having certain value of 
output inductance at the load. With respect to the variation of loads, this operating 






Figure 10 Conventional Synchronous Rectifier Buck Converter 
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2.4.1 Advantages of8RBC 
The advantages of using SRBC in high performance, high-power 
converters include better efficiency, better thermal performance, lower 
profile, lower power dissipation, increased quality and improved 
manufacturing yields though automated assembly processes (higher 
reliability). 
2.4.2 Drawbacks of8RBC 
In addition, there are also other issues regarding the design of SRBC circuit 
which are explained as follows: 
1) DCM and CCM operation 
Normally, switch 81 will experience switching loss and reverse recovery 
loss in 82 body diode in any load conditions. But, by allowing h to operate 
in Discontinuous Conduction Mode (DCM), these losses can be 
minimized. A high output inductance (L) value can be used so that h flow 
will allow 81 body diode to turn on before 81 conducts during Td. This 
ensures that the current is mostly DC, with the cost oflow regulated h. On 
the other hand, switch 81 will experience hard switching in Continuous 
Conduction Mode (CCM) since h never touches zero. This is opposite to 
the operation of 82 where in CCM; current can easily reverse and reduce 
the body diode recovery loss. Different load currents (varying load 
resistances) defmitely will influence the total loss in the SRBC circuit [1, 
17]. 
18 













Figure 11 shows the Adaptive Gate Delay Control (AGD) scheme. It uses 
a control loop that includes a digital delay line where it senses the drain to source 
voltage, vds of the S2. Then, it will adjust the digital delay line according to the 
amount of delay that should be applied to turn on S2. Therefore, S2 is turned on 
only when the switch node voltage equals to zero. 
2.5.1 Advantages and Disadvantages of AGD 
The advantage of AGD is that the adjustment of the delay can be 
made adaptively according to the type of MOSFET used. While the 
disadvantages of AGD is the variation of body diode conduction time 
interval may not easy to predict. This is because of the logic components 
used as the feedback circuit. Each of the components has its own 
propagation delay that may indirectly increase the Td between the pulses. 
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The ideal adaptive gate driver should be able to: 
- Minimize the reverse recovery body diode conduction period. 
-Avoiding shoot through and cross conduction problems. 
The adaptive gate driver should be designed to be as fast as possible to 
eliminate the diode conduction periods and this includes the delay through the 
gate driver itself. To do so, a simple and fast detection method has been used to 
equalize the delay time needed to turn on the power FETs before the diode 
conducts. This method is based on detecting the voltage changes on VDs of the S2 
and comparing it with a programmable threshold voltage using controlled 
threshold digital inverter [18]. 
2.6 Compensator 
The compensation circuit design is a very important point for system 
performance. Furthermore, it is important to note that one of the challenges is to 
choose low values of compensation capacitors to stabilize the system with a very 
limited available space. 
The advantage of design good compensator is the ability to achieve high 
switching frequency which provides the opportunity to design high bandwidth 
loop compensation. The accepted feedback design should have the following 
characteristics: 
a) DC gain should be high for better system regulation. 
b) System Unity-Gain Bandwidth (UGB) should be as high as 
possible to decrease overshoot and undershoot. 
c) Phase margin is preferred being more than 45 degree. 
d) Error amplifier gain at switching frequency should be designed 





3.1 Procedure Identification 









Figure 12 Project Activities Flow Chart 
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Figure 12 shows the flow of activities during Final Year Project 1 and 2. 
The project starts with research findings followed by modeling the circuits. After 
that, simulation of all circuits will be done using PSPICE. The results will then be 
analyzed. 
3.2 Research 
The first step of this project is by doing research findings on topics that are 
related to MOSFETs parallelism, SRBC circuit, PWM techniques and issues 
raised. The information is gathered from books, technical papers, journals, thesis 
and internet searches. The purpose of this step is to understand the basic concept. 
3.3 Circuit Design 
In this project, the applied circuit chosen is Synchronous Rectifier Buck 
Converter (SRBC). This is because; this circuit is broadly used in the industry and 
many electronic appliances. This project is divided into two parts; SRBC in 
Continuous Conduction Mode (CCM) and Discontinuous Conduction Mode 
(DCM). Basically the circuit used will be the same. Only the parameter of resistor, 
inductor and capacitor are different. Below is the design specification in the 
design of SRBC circuit for both modes (DCM and CCM); 
Table 3.1 Design Requirement 
Input voltage, V;n 12 v 
Output voltage ,V0 3V 
Switching Frequency ,fs 1 MHz 
Duty ratio, D 0.25 
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Table 3.1 shows the design requirement for this project. As this is buck 
converter, basically the circuit will produce smaller voltage compared to input 
voltage. The input voltage, ~n is 12 V whereas the output voltage, V0 is 3 V. The 
frequency for this project has been set to 1 MHz and the duty ratio is 0.25. 
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Figure 13 Conventional SRBC circuit using Direct PWM 
Fignre 13 shows the basic circuit of SRBC using direct Pulse Width 
Modulation (PWM) technique. The parameter value for each component will be 
calculated and will be shown in section 3.3.3. PWM technique used at the 
beginning of this project is to get better understanding on the circuit. 
The function of the inductor is to limit the current slew rate (limit the 
current in rush) through the power switch when the circuit is on and to reduce the 
ripple in current. The current through the inductor caunot change suddenly. When 
the current through an inductor tends to fall, the inductor tends to maintain the 
current by acting as a source. This limits the otherwise high-peak current that 
would be limited by the switch resistance alone. Also the inductor controls the 
percent of the ripple [5]. 
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Capacitor provides the filtering action by providing a path for the 
harmonic currents away from the load. Output capacitance (across the load) is 
required to minimize the voltage overshoot and ripple present at the output of a 
step-down converter [ 5]. 
The purpose of high frequency of I MHz is to reduce the size and 
component value of inductor and capacitor. 
Table 3.2 MOSFETs parallelism configurations 
Sr Sz Sr Sz 
1 1 3 1 . 
1 2 3 2 . 
1 3 3 3 
1 4 3 4 
2 1 4 1 
2 2 4 2 
. 
2 3 4 3 
2 4 4 4 
Table 3.2 shows the configurations of MOSFETs parallelism used in this 
project. There are in total of 16 configurations to be simulated. Throughout the 
project, configurations ofMOSFETs parallelism will be mentioned as (SJ:l; S2:1) 
for example. That means, only one MOSFET at Sl and S2. If it is mentioned as 
(Sl:3; S2:4), three MOSFETs are paralleled at Sl and four MOSFETs are 
paralleled at S2. The maximum MOSFETs that are paralleled for this project has 






Figure 14 Example ofSRBC Circuit with MOSFETs Parallelism Technique 
(Sl :4; S2:4) 
In Figure 14, it shows one of the MOSFETs parallelism, (Sl:4; S2:4). 
PWMJ and PWM2 settings are fixed for all configurations. Other circuits can be 
seen in Appendix (B). 
Firstly, the circuits are simulated. After that, to ensure that the settings of 
PWMJ and PWM2 are correct, voltage differential at both PWM are taken. If the 
setting is correct, it will give the correct waveform. The voltage consumption at 
the PWM is 5 V. Then, node voltage, VNwill be observed as the voltage value. At 
this point, V N should be the same as voltage input. On the other hand, this point is 










Body diode conduction (t.t) 
Figure 15 Node Voltage, VN graph 
291.4us 
By putting voltage marker at node voltage, this graph will be obtained as 
shown in Figure 15. At node voltage, VN graph, body diode conduction time (t.t) 
and -ve peak will be observed. The formula for calculating body diode 
conduction time is given in Eq. (8); 
(8) 
After obtaining body diode conduction time, body diode conduction loss, 
Pbdcan be calculated using Eq. (9); 
(9) 
Next, current marker will be placed at inductor to obtained inductor 
current, h. Here, the value of negative peak and positive peak of the waveform 
will be taken. Average of the current will also be observed. The importance of 
monitoring inductor current is to check whether the circuit is operating under 
CCMorDCM. 
After that, the average of output voltage and output current will be 
observed by placing voltage marker and current marker at resistor, R. Once all the 
important points have been observed, they will be analyzed. Then, the best 
configuration for CCM and DCM will be chosen. After that, the best 
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configuration of MOSFETs parallelism will be compared to other SRBC circuit. 
They are SRBC with Conventional Gate Driver (CGD), Adaptive Gate Driver 
(AGO), compensator and AGO, and lastly SRBC with MPPT controller. Again, 
analysis will be done to compare which have the best output. 
3.3.2 PWM Setting 
Below is calculation to determine T8, D, T0 ,. and Toff{Eq. (10) to Eq. (13)} 







-:-::-:-:-:- = 1 x 10-6 = 1ps 
1MHz 
2. To calculate duty cycle, D: 
V0 3 
D = V:· = 12 = 0.25 l 
3. To calculate Ton: 
Ton= D.Ts 
= (0.25) x (1ps) 
= 2.5 X 10-7 





4. To calculate Toff: 
Ts = Ton + Toff 
Toff = Ts - Ton 
= lj.IS - 0.25j.IS = 0. 75J.1S 

















Table 3.3 shows PWM settings used throughout the project. 
3.3.3 Value for Inductor, Capacitor and Resistor 
(13) 
The value for inductor, capacitor and resistor will be taken from [19] 
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3.4 PSPICE simulation 
This project is mainly based on research and simulation work. The 
simulation will be done using PSPICE. The type of PSPICE used throughout the 
project is Microsim Design Manager, version 8.0. 
3.5 Analysis Performance 
Initially, the circuits that have been modeled from lxl to 4x4 for both 
DCM and CCM will be simulated using PSPICE software. From PSPICE, all data 
will be obtained. The data acquired from the simulation of each configuration are; 
node voltage (VN), inductor current (fr), output voltage (V0 ) and output current 
(10 ). The entire data obtained will be tabulated in a table. Then, it will be analyzed 
to determine the optimized configuration. The criteria in deciding the best 
configuration is; produce high output current, minimal body diode conduction loss 
and maintaining 3 V as output voltage. 
After obtaining the optimized configuration for both CCM and DCM, then 
it comes to the second stage of this work which is comparing my work with others 
that are; 
• SRBC with CGD, 
• SRBC with AGD, 
• SRBC with AGD and compensator, 
• SRBC with MPPT controller. 
The parameter of the circuit is the same, only the method to get the best 
result is different. The rationale of comparing the result is to find out which 
technique can give the best result. The factors that will be evaluated are; output 
voltage (Vo(avg),), output current (Ioavg), output voltage ripple (LIVop·p), output 
current ripple (Lilop-p) and body diode conduction loss (Pso). The formula for 
calculating the ripple is given in Eq. (14); 




RESULT AND DISCUSSION 
4.1 Chapter Overview 
This chapter will discuss on results obtained from the simulations of 
conventional SRBC circuits. The result will be divided into two sections which 
are Continuous Conduction Mode (CCM) and Discontinuous Conduction Mode 
(DCM). Several configurations of MOSFET parallelism at switch, SJ and switch, 
S2 from lxl up to 4x4 have been analyzed to determine the best option that can 
produce the highest output current as well as low body diode conduction and other 
losses. In order to get the best conventional SRBC circuit performance, PWM 
setting must be correct so that the signal can be correctly supplied to the switches. 
Other than that, few points at the circuit have been taken i.e. node voltage (Vr), 
inductor current (h), output voltage (V0 ) and output current (/0 ). After that, the 
best option for conventional SRBC circuit's result will be compared to SRBC 
using controller. 
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4.2 Data Gathering and Analysis 
-1. 2. J Pulse Width Modulator 
---- - --
' 
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Figure 16 Waveform of the Voltage Differential at PWM 
In this project, there are two PWM used. Referring to Figure 16 there are 
PWMJ and PWM2. For PWMI, it is the pulse width for MOSFET SJ. Whereas 
for PWM2 represents pulse width of MOSFET S2. It is a square-wave pulse 
signals. 
Sl and S2 MOSFETs will conduct complementarily i.e. will not conduct at 
the same time. As shown in the Figure 16, there is no overlapping between PWMJ 
and PWM2. This is very important in order to have correct switching time. With 
that, Sf and S2 MOSFETs will not turn on at the same time. 
Td is dead time of when the both SJ and S2 are not conducting. The dead 
time for this circuit is 15 ns. It is preferred to keep the dead time as short as 
possible as this may reduce body diode conduction loss. Other than that, when 
making Td too long, this may result in increasing overshoot voltage at the gate 
terminal S1 which can damage the switch. 
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Figure 17 Node Voltage 
Figure 17 shows node voltage taken between PWMJ and PWM2 point. 
This is important to check whether the switching of MOSFETs Sl and S2 are 
correct or not. According to theory, node voltage must be the same as voltage 
input which is for this case the input voltage is 12 V. From the graph in Figure 17, 
the peak voltage for node voltage is I 1.914 V. The difference between theoretical 
and practical value is 0.716% =( ez-~~-914) X 100%). As long as the difference 
is only ±5% it is acceptable. Hence, the setting for PWM is correct. 
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4.3 Continuous Conduction Mode (CCM) Conventional SRBC Circuit 
Continuous Conduction Mode (CCM) is when the current in the energy 
transfer inductor never goes to zero between switching cycles. That means the 
inductor current; h will always be above 0 A. The CCM optimum parameter 
value taken from [19] is as in Table 4.1 below; 
Table 4.1 Component Value for CCM Mode 
Component Value 
Inductor, L 15 11H 
Capacitor, C 0.625 11F 
Resistor, R 3.5Q 
Using the CCM parameter value, the MOSFETs at both Sl and S2 switches 
have been paralleled. For CCM the inductor current will always be above 0 A. 
Overall, there are 16 configurations consisting of 1 xI up to 4x4 switches. Below 
are the results of all the configuration of parallelism for CCM Conventional 
SRBC circuit. 
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Table 4.2 CCM SRBC Circuit with MOSFETs Parallelism 
Inductor 
Case Node Voltage, VN Current, h Output Output 
Body diode 
M Negative Conduction Loss, Negative Positive Current, Voltage, Vo Current,/0 
81,82 (ns) Peak(mV) Phd(mW) Peak(mA) Peak(mA) havv(mA) (V) (rnA) 
1,1 53 -606.525 16.870 706.167 844.824 775.287 2.6959 770.260 
1,2 54 -567.683 24.250 721.908 860.762 791.245 2.6954 791.097 
1,3 55 -549.083 23.880 729.943 866.174 794.263 2.6954 790.675 
1,4 55 -535.383 23.250 725.827 863.605 793.058 2.6955 789.732 
2,1 49 -612.941 24.677 752.679 897.967 825.234 2.6945 821.652 
2,2 50 -573.637 23.928 763.531 908.661 831.915 2.6943 834.623 
2,3 49 -553.659 22.576 765.412 909.775 834.765 2.6944 832.167 
2,4 60 -540.892 27.065 765.926 909.962 837.000 2.6943 833.955 
3,1 50 -621.820 26.387 778.224 926.767 852.677 2.6936 848.696 
3,2 30 -576.119 14.739 784.551 932.432 855.589 2.6932 852.801 
3,3 30 -555.733 14.232 783.947 931.151 855.429 2.6929 853.662 
3,4 50 -542.813 23.089 784.271 930.668 855.671 2.6930 850.716 
4,1 20 -620.474 10.720 793.868 944.155 865.984 2.6919 863.835 
4,2 49 -581.881 24.700 796.231 945.411 868.952 2.6914 865.975 
4,3 48 -561.913 23.281 797.248 945.970 868.211 2.6916 863.175 
L 4,4_ 30 - ~54~.211 14.111 794.391 942.298 866.219 2.6917 862.737 
~--
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Table 4.2 is the summary of simulation result of CCM SRBC circuit with 
MOSFETs parallelism. There are four main criteria to choose the best 
configuration for CCM. They are node voltage (VN), inductor current (h), output 
voltage (V0 ) and output current (10 ). It can be noted that the body diode conduction 
time, L'lt is fluctuating. The value is taken from node voltage, VN. The inductor 
current h is continuously increasing as the parallelism method applied to the 
switch. Comparing to inductor current, output current has slightly smaller value. 
This is because some current is fed into capacitor. However, further discussion on 
each point can be seen in section 4.3.1. 
4.3.1 Output Current CCM 
It is crucial to observe the output current. This is because to make sure to 
achieve the aim of the project which is to obtain highest output current possible. 
However, other points also require consideration in search for the optimized 
configuration. 
Referring to the Table 4.2, output current, Io increases as the configuration 
of lxl to 4x4 that is from 769.684 rnA to 862.737 rnA (862.737 rnA- 769.684 
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Figure 18 Graph of Output Current, I a for CCM 
Figure 18 shows graph of output current, ! 0 for all configurations for 
CCM. A few extra configurations are added to prove the pattern of output current 
which are (SJ :5; S2:5), (SJ :6; S2:6), (SJ :7; S2:7) and (SJ :8; S2:8). It is proven that 




























Figure 19 Graph of Output Voltage, Vo and Output Current, Io for CCM 
Figure 19 shows graph of Output Voltage, Vo and Output Current, / 0 for 
CCM. From this figure, the cross between output voltage and output current is at 
configuration of (SJ :2; S2: 1) but we cannot easily assume that this is the 
optimized configuration because other factors need to take into consideration too 
which are body diode conduction loss (Pbd), and inductor current, (h). 
4.3.2 Body diode conduction loss for CCM 
Even though the aim of this project is to get highest output current, other 
criteria need to be considered to get the optimum result out of 16 configurations. 
Body diode conduction loss is another crucial point. In the Table 4.2, body diode 
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Configurations 
Figure 20 Graph of Body Diode Conduction for CCM 
Body diode conduction time can be observed at node voltage. It is 
preferred to have the smallest body diode conduction because the losses are 
proportional to body diode conduction time. A smaller body diode conduction 
time will have smaller conduction loss. Referring to Figure 20, there are few 
configurations that have lowest body diode conduction which is shown in Table 
4.3 below; 






4. 3. 3 Choosing optimized configuration for CCM 
Table 4.3 shows configurations of MOSFETs parallelism that has lowest 
body diode conduction time among 16 configurations. All four configurations are 
increasing in output current. These configurations will be compared and discussed 
to determine the optimized setting. 
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Figure 21 Node Voltage, VNfor CCM 
Figure 21 shows that body diode conduction time that was obtained from node 
voltage, VN and above node voltage waveform is from the switching of Sl and S2. 
In Figure 21, the left-hand side shows the body diode conduction loss for Sl. This 
is because it is only happens when Sl is turned on. Whilst the right-hand side is 
body diode conduction is for S2 as S2 turns on. S2 body diode is turned on with 
ZVS by circulating current that flows into La as soon as Sl turned off. For S2, it is 
assumed that there is no body diode conduction loss since it is conducting below 
0.3 V. It is the same for all configurations in CCM. The only thing that differ in 
the configurations is that the value of body diode conduction loss. 
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From the results obtained, the configuration which has the smallest body 
diode conduction loss can be seen in the waveform below. 
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Figure 22 Body diode conduction time for chosen configurations for CCM 
Figure 22 shows the enlarged waveform of node voltage, VN of body diode 
conduction time, L\t. There are three configurations that have smallest body diode 
conduction time that is first, 20 ns for configuration of (81 :4, 82:1 ). 30 ns for both 
configurations of (81 :3, 82:3) and (81 :4, 82:4). In the Figure 22, those three 
configurations are compared to the original configuration, (81: 1, 82:1 ). It is found 
that body diode conduction exists when it is conducting with more than -0.3 V. 
Hence, it is an advantage to choose body diode conduction with the lowest value 
of negative peak that is closest to -0.3 V. Referring to Figure 22, a pattern of body 
diode conduction is shown. If the body diode conduction time is smaller, it will 
result in increasing negative peak value. This can be seen in configuration of 
(81:4, 82:1) having the negative peak of -620.474 mV (refer to Table 4.2). 
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Figure 23 Output Current Comparisons for CCM 
650.0us 
Figure 23 shows the output current for the several configurations having the 
lowest body diode conduction time. It is clear that the value of output current 
increases. It is clear that paralleling MOSFETs can increase the output current 
compared to the original configuration (SJ:l, S2:1). The output current for 
configuration in (SJ:3, S2:3) is 853.662 rnA. However, in configurations of(SJ:4, 
S2: 1) and (SJ :4, S2:4), there is not much different in output currents having 
863.83 SmA and 862.737 rnA respectively. 
4.3.4 Optimized configuration for CCM 
In choosing the best configuration of MOSFET parallelism, all factors 
need to be put into considerations which are; 
• high output current, 
• low body diode conduction loss, 
• output voltage"' 3V 
As for CCM, output current and inductor current values will increase as 
numbers of parallel switches are added. The only difference is body diode 
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conduction loss. So, in order to choose the best configuration for CCM 
conventional SRBC, it is not only to look at the highest output current but also to 
consider the body diode conduction loss as it minimizes the loss. 
In order to get the best result, configuration (Sl:4, S2:1) is chosen to be the 
optimized configuration. This is because it has highest output current, lowest body 
diode conduction loss, and also third highest of inductor current. Below are the 
waveforms comparing the optimized configuration with (Sl:l, S2:l); 
I2V•~ - ----~--------------- ------------------------- ------------------ -- ------------------------ -----------------------------
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Figure 24 Node Voltage for optimized configuration for CCM 
Referring to Figure 24 and Table 4.2, this configuration (Sf :4, S2:1) has 
the shortest body diode conduction time which is 20 ns only. However, the 
drawback of having short body diode conduction time is that, it is resulting in 
increasing negative node voltage peak value which is -620.474 mV. In spite of 
h. b d d' d d . 1 d b 36.45 oto (16.87mW-10.72mW X t IS, o y 10 e con uctwn oss ecreases y I< 
16.87mW 
100 %) from 16.87 mWto 10.72 mW. 
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Referring to Figure 23, output current increases by 8.27 % 
(1 770.26mA-833.955mA I) . --7- 7-0_-26-mA--- x 100% compared to the configuratwn of (Sl:l, S2:1). 
As long the output current increases, it is acceptable since the aim of this project 
is to increase the output current of original configuration. 
However, the drawback of this configuration IS the output voltage. 
According to Ohm's Law, V=IR, when resistor is fixed, if the current value 
increases, thus the voltage value will drop. Same goes to this case, when the 
output current increases, and hence it results in lower voltage. The output voltage 
(





100 o/o) in voltage drop. 
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4.4 Discontinuous Conduction Mode (DCM) Conventional SRBC Circuit 
Discontinuous Conduction Mode (DCM) is when the current goes to zero 
during part of the switching cycle. For DCM conventional SRBC circuit, 
parameter for DCM are used. The DCM optimum parameter values are taken 
from [19] as shown in Table 4.4 below; 
Table 4.4 Component Value for DCM Mode 
Component Value 
Inductor, L 1 J.!H 
Capacitor, C 9.375 J.!F 
Resistor, R 4Q 
For DCM the inductor current will be slightly below negative. Again using 
the same configuration as CCM conventional SRBC circuit, the switches will be 
parallel up to 16 configurations which is from 1 x 1 to 4x4. Below are the results of 
PSPICE simulation: 
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Table 4.5 DCM SRBC Circuit with MOSFETs Parallelism 
Case Node Voltage, VN Inductor Current, h 
I 
Body diode Output Output 
' 
' ilt Negative Conduction Loss, Negative Positive Current, Voltage, Current, 
81,82 (ns) Peak(mV) Pbd(mW)_ Peak(mA) Peak{mA) hav.(mA) v.(V) 10 (rnA) 
1,1 3.148 -617.568 6.29 -335.993 1.7193 707.294 2.7405 674.382 
1,2 - - - -334.012 1. 7115 765.446 2.7402 685.793 
1,3 - - - -335.765 1.7264 775.502 2.7400 695.418 
1,4 
- - -
-332.028 1.7266 779.564 2.7397 698.681 
! 
2,1 - - - -342.276 1.7726 788.309 2.7395 705.668 
2,2 - - - -342.110 1.7820 805.839 2.7390 721.264 
2,3 - - - -336.342 1.7916 812.049 2.7388 726.872 
2,4 
- - -
-338.433 1.7965 815.141 2.7385 729.978 
3,1 - - - -348.524 1.8182 816.081 2.7387 728.091 
3,2 -
- -
-338.478 1.8310 796.589 2.7382 740.202 
3,3 -
- -
-334.968 1.8326 792.591 2.7375 746.027 
3,4 
- - -
-343.216 1.8349 798.901 2.7373 747.479 
4,1 - - - -352.9115 1.8514 766.489 2.7372 748.604 
4,2 - - - -342.651 1.8598 805.910 2.7369 755.595 
4,3 - - - -347.338 1.8506 827.o23 2.7362 758.520 
4,4 - - - -345.955 1.8555 787.474 2.7365 757.760 
··- -·-- -
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Table 4.5 is the summary of the result of DCM for all 16 circuits' 
configurations from I x 1 up to 4x4. There are four main criteria in the table: Node 
voltage (VN), inductor current (h), output voltage (Va) and output current (/0). The 
body diode conduction can be seen at the node voltage. Inductor current is an 
important point to check because it is to ensure that the circuit is working in DCM 
mode. By checking the positive peak of the inductor current, current ripple can be 
calculated too. As for output voltage and output current, it is crucial to observe the 
value. 
Referring to Table 4.5, there is no body diode conduction except for (Sl:!, 
S2:1) configuration. Hence, paralleling the MOSFETs has helped reduce the body 
diode conduction to zero. With no current flowing during the turn off time, this 
can increase the output current. This is shown in the graph below. 
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Figure 25 Graph of Output Current, / 0 for DCM 
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In Figure 25, the output current keeps on increasing from the first 
configuration until the last configuration. Overall, the output current increases by 
12.36 % from 674.382 rnA to 757.76 mA(j 674"382mA-757"76mA x 100 %j). 
674.382mA 
However, to choose the optimized configuration for DCM, apart from producing 
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Figure 26 Graph of Output Voltage, Vo and Output Current, Io for DCM 
Figure 26 shows graph of output voltage, Vo and output current, 10 for 
DCM. The intersection point in the waveform are at (Sl:2; S2:3) and (Sl:3; S2:1). 
However, we cannot easily assumed that these two configurations are optimized. 
This is because we also have to take other factors into considerations which are 
body diode conduction loss (Phd), inductor current, (h) and also output voltage 
The drawback for paralleling the MOSFETs is it generates a low output 
voltage. In this case, the output voltage should be 3 V. The output voltage is 
acceptable if the difference is ±10 %. So the acceptable range is 2.7 V (-10 %x3) 
to 3.3 V (+10 %x3). Therefore, it can be seen in Table 4.5 that the output voltage 
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is decreasing as the output current increases. The output voltage decreases from 

















Inductor Current, IL ofDCM 
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Figure 27 Graph ofinductor Current for DCM. 
Figure 27 shows inductor current for DCM. From the graph it shows that 
the value is fluctuating. The lowest inductor current value for (SJ :1, S2: 1) 
configuration that is 707.294 rnA. While the highest value is 827.023 rnA at (SJ:4, 
S2:3). Overall the inductor current increases by 16.93 %(J 707.294mA-sz 7.023mA x 
707.294mA 
100 %1). It is important to keep the inductor current high as this current that will 
be fed into the resistor which is the output current. However, if the peak current 
value is high, it will contribute to high ripple current. 
After analyzing all the parameters, it is proven that (SJ :4, S2:3) 
configuration is the optimized configuration. First of all, this configuration 





Figure 28 Output Current Comparisons for DCM 
2.1370ms 
Figure 28 shows the comparison between configurations of (81 :4, 82:3) 
and (81:1, 82:1). The average output voltage increases by 12.48 % 
(1 7ss.szmA-674382mA x 100 %1)· Thus the aim of increasing higher output 758.52mA 
current is successful by paralleling the MOSFETs. 
The average output voltage for configuration (81:4, 82:3) is 2.7362 V. 
Even though the voltage is not close to 3 V, it is still acceptable because the 
difference is 8.79 o/o cv-:~362V X 100%) which is not more than ±10 %. 
Another drawback for DCM optimized configuration (81:4, 82:3) is the 
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686.011s 
Figure 29 Inductor Current Comparisons for DCM 
Figure 29 shows comparison between configurations (Sl:4, S2:3) and 
(Sl:l, S2:1) for inductor current. Supposedly, the value for inductor current 
should be low in order to keep the current ripple value lower. However, in order 
to get high output current, the current at inductor should also be high because this 
current will be fed into two different junctions which are capacitor and resistor 
(output current). Hence, the inductor current increases by 16.93 % 
(1 7o7.294mA-B27.023mA x 1001)· 707.294mA 
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4.5 Comparison with Other Circuits for CCM 
The results are then compared with other SRBC circuits having the same 
parameter values but with different type of controllers. The results are shown in 
Table 4.6 and Table 4.7 respectively; 
According to table 4.6, there are 4 types of SRBC circuit used to compare in 
this project. They are, conventional SRBC circuit; an original circuit that only 
uses optimum parameter values for resistor, inductor and capacitor to get the best 
result. Secondly, the SRBC circuit with AGD controller. Thirdly, SRBC circuit 
with compensator and AGD. Lastly, it is SRBC circuit with MPPT controller. In 
order to compare those SRBC circuits, there are few parameters evaluated: output 
voltage (Vo(avgi.), output current (Ioavg), output voltage ripple (LIVop-p), output 
current ripple (Lilop-p) and the lastly, body diode conduction loss (Pso). 
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Table 4.6 Comparison SRBC circuit with controller for CCM 
CCM 
AGD Compensator and Parallelism- MPPT- Vpulse 
CGD [19] AGD MI:4,M2:1 
[20] [20] [21] 
Vo(avg), (V) 2.70 2.68 2.99 2.69 3.09 
Ioavg, (mA) 770.26 765.76 853.77 863.84 882.27 
LIVop-p (%) 1.66 2.23 2.10 1.86 0.95 
Lllop-p (%) 1.62 2.21 2.08 2.36 0.95 
PBn(mW) 16.87 20.79 None 10.70 None 
-- ------ -
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Table 4.7 Improvement ofCGD, AGD, Compensator-AGD, Parallelism and MPPT for CCM 
CCM 
Improvement of Improvement of Improvement of 
Improvement of 
Parallelism to Parallelism to Parallelism to 
Parallelism to 
CGD (%) AGD (%) Compensator-AGD MPPT- J-l,u1se (%) (%) 
Vo(avg), (V) -0.37 +0.38 -11.15 -14.87 
loavg, (rnA) +10.83 +11.33 +1.165 -2.13 
LIVo p-p (%) -10.75 +19 .. 89 -12.90 -48.92 
Llfop-p(%) -31.35 -6.35 -11.86 -59.74 
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Figure 30 Average Output Voltage Comparison 
Figure 30 shows the comparison among the circuits on average output voltage. 
The output voltage is preferred to be close to 3 V. This is because the circuit is 
buck converter that converts 12 V to be 3 V. By comparing with MOSFETs 
parallelism, MPPT controller increases the output voltage by 14.87 % 
(1 2·6:~:-09 1 x 100 %). SRBC circuit with compensator and AGD also increases 
by 11.15% (1 2 ·6:~:-99 1 x 100 %). Whilst for conventional SRBC and AGD, the 
value for output voltage is not much different compared to my optimized 
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Figure 31 Output Current Comparison 
Referring to Figure 31, it is clearly seen that MOSFETs parallelism is 
producing quite high output current compared to other technique. For AGD 









1 x 100 %). It is obvious that the technique of compensator and 
863.84 
AGD is better than AGD alone. But still, MOSFETs parallelism gives slightly 
better output current that is an increase of 1.165% (1863"84- 853.77 1 x 100 %). On 
863.84 
the other hand, MPPT controller technique is better than MOSFETs parallelism by 
2_13 % (1863.835-882.2661 X 100 %). 
863.835 
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Figure 32 Output Voltage Ripple Comparison 
Figure 32 shows the comparison of output voltage ripple. It is important to 
keep the output voltage ripple as small as possible. From Figure 32, MPPT 
controller gives the smallest output voltage ripple that is 0.9124 % (1.86 % -
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Figure 33 Output Current Ripple Comparison 
The comparison of output current ripple is shown in Figure 33. Obviously, 
MOSFETs parallelism is not able to produce small ripple value. Compared to 
MPPT controller, it is better than MOSFETs parallelism by 1.4126% (2.36% -
0.9474 %). Conventional SRBC circuit also gives smaller output current ripple 
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Figure 34 Body Diode Conduction Loss Comparison 
Figure 34 shows the comparison of body diode conduction loss between all 
the techniques applied. Compared to MOSFETs parallelism techniques, AGD and 
MPPT controller are better because they have reduced body diode conduction loss 
to zero. 
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4.6 Comparison with Other Circuits for DCM 
According to table 4.8, there 4 types of SRBC circuits used to compare in this 
project. There are, conventional SRBC circuit; an original circuit that only used 
optimum parameter value for resistor, inductor and capacitor to get the best result. 
Secondly, would be SRBC circuit with AGD controller. The next circuit is SRBC 
circuit with compensator and AGD. Lastly, it is SRBC circuit with MPPT 
controller. In order to compare those SRBC circuits, there are few parameters that 
have been taken which is output voltage (Va(avg),), output current (Ioavg), output 
voltage ripple (LIVap-p), output current ripple (Lilap-p) and the last one is body diode 
conduction loss (PsD)-
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Table 4.8 Comparison SRBC circuit with controller for DCM 
DCM 
CGD AGD Compensator and AGD Parallelism- M1:4, MPPT- Vpu!se 
[19] [20] [20] Mz: 3 [21] 
Vo(avg), (V) 2.70 2.68 2.99 2.74 3.11 
Ioavg, (rnA) 676.13 670.60 748.86 758.52 777.81 
Vo p-p (%) 1.02 1.65 3.48 1.34 1.35 
lop-p(o/o) 1.06 1.62 3.41 1.00 1.35 
PnD(mW) 6.29 4.63 None None None 
---- --- ----- -
L__ 
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Table 4.9 Improvement ofCGD, AGD, Compensator-AGD, Parallelism and MPPT for CCM 
CCM 
Improvement of Improvement of Improvement of 
Improvement of 
Parallelism to Parallelism to 
Parallelism to Parallelism to Compensator-AGO MPPT- Vpuise CGD(%) AGD(%) (%) (%) 
Vo(avg), (V) +1.46 +2.19 -9.12 -13.50 
Ioavg, (rnA) +10.86 + 11.59 +1.27 -2.54 
L1Vo p-p (%) -23.88 +23.13 +159.70 +0.75 
.dlop-p(%) +6.00 +62.00 +241.00 +35.00 
PBv(mW) +100 +100 - -
------
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Table 4.9 shows the improvement of other circuits (conventional SRBC, 
AOD, Compensator-AOD and MPPT controller) compared to my work 
(MOSFETs parallelism). For DCM mode, after paralleling the MOSFETs with 
(Sl:4, S2:3) configuration, body diode conduction loss has been reduced to zero 
compared to COD, which is 6.29 mW. SRBC circuit with compensator-AOD and 
MPPT also successfully eliminates body diode conduction loss to zero as well. 
For average output voltage, MOSFETs parallelism produces better output 
voltage by 1.46% (2"74- 2"7 x 100 %) compared to the conventional SRBC circuit 
2.74 
(COD). However, when SRBC circuit is applied with controller that is 
compensator-AOD and MPPT, they give better average output voltage. Both of 
the controller increases by 9.12 % (2"74- 2"99 x 100 %) and 13.50 % (2"74- 3"11 x 
2.74 2.74 
100 %) respectively compared to MOSFETs parallelism. 
In term of average output current, MOSFETs parallelism produces higher 
average output current better than COD, AOD and compensator-AOD. It is 
improved by 10.86% ( 58"52- 676"13 X 100 %), 11.59 % ( 58"52- 670"60 x 100 %) 
758.52 758.52 
and 1.27 % t 5852- 748"86 x 100 %) respectively. Nevertheless, MPPT controller 
758.52 
gives 2.54 % ( 58.52- 777.81 X 100 %) higher output current compared to 
758.52 
MOSFETs parallelism. 
As for output voltage ripple, MOSFETs parallelism is not able to provide 
the best result. COD gives the smallest value for voltage ripple, 1.02 %. Here 
MOSFETs parallelism is 23.88 % { 34-1.02 x 100 %) higher than COD. 
1.34 
Comparing with compensator-AOD, MOSFETs parallelism gives lower output 
current ripple. For output current ripple, MOSFETs parallelism produces the 
smallest value compared to COD (1.06 %), AOD (1.62 %), compensator-AOD 
(3.41 %) and MPPT controller (1.35 %) which is only 1.00 %. 
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Only SRBC with CGD and SRBC with AGD have body diode conduction 
loss, PsD- They are 6.29 mW and 4.63 mW respectively. However, when SRBC 
circuit is applied with MOSFETs parallelism technique, the body diode 
conduction loss has totally gone. That means, by using this method, it can 
improve 100 %. On the other hand, using the method of SRBC with compensator-




CONCLUSION AND RECOMMENDATION 
5.1 Conclusion 
Using SRBC as applied circuit, the MOSFETs have been paralleled at both 
switches and simulated using PSPICE. The configurations are from 1 x 1 up to 
4x4. The simulation is divided into two sections which are CCM and DCM mode. 
Among the 16 configurations, there is one optimized configuration that gives the 
best result. The optimized configuration is chosen based on few factors; node 
voltage (VN), inductor current (h), output voltage (V0 ) and output current (10 ). 
The optimized configuration for CCM is (Sl :4, S2: 1 ). Theoretically 
MOSFETs parallelism is able to increase output current and also reduce body 
diode conduction loss. In the simulation, it is found that by paralleling MOSFETs, 
it can increase output current. However, it increases only by few percents which is 
8.27 %(1 770"26mA-s33"955mA x 100 %1)· Nevertheless, body diode conduction 
770.26mA 
has been successfully reduced by paralleling the MOSFETs which is 36.45 
(
16.87mW-10.72mW ) . % X 100 % . However, the drawback of this method 
16.87mW 









x 100 %) as the output current increases. 
2.6959 
As for DCM, the optimized configuration is (Sl:4, S2:3). The output 
current increases by only 12.48 %(1 758.52mA-674.382mA X 100 %1)· Since output 
758.52mA 
current mcreases, inductor current also mcreases by 16.93 % 
(1 707·294mA-827·023mA x 100 %1)· Similar to CCM, the drawback of this 707.294mA 
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technique is that value of output voltage decreases as the output current increases 
which is 8.79 o/o cv-:~362V X 100 o/o ). 
5.2 Recommendation 
There are several recommendations for future work: 
• Adding more configuration of MOSFETs parallelism m conventional 
SRBC circuit. 
• Using another type of applied circuit to see how much paralleling of the 
MOSFETs can influent the results. 
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APPENDIX A 
GANTT CHART OF THE PROJECT 
Week 
of Project Topic 
3 
4 IProiect Work i.e. modeling and simulation of 








SRBC circuit with MOSFETs parallelism teclmique for CCM 
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10) Configuration of (SJ:3; S2:2) 
V; 










1 .00 !--- --·:··------------~------------------------71 Inductor Current, h 1- ::::::::::::::::::::: -- ----:::::::::::: -
o.9'n~ · 
0.81\ i . 
0.711.:. _________________________________________________________________________________ _ 









----------- -----------------_ ---,--------------,--------~~ 
-------------T·-- ·----·-···r············-~·-············,·······--


























. ~-----~~ -------,--------------,--------------~--------------r---- ---------i--------------~--------------r--------------i-------1 
720.0Us 720.8us 721.2115 72.1.6us 7::>2.0Us 722:.4us 722.8us 
o U{U11!:-) 
80 















759Ail.J._- ----- -- ------- ------- -- ------ -------- --- -- ------- -- ---- ------ ---- ------- ----- -- ------ ------- -------
~ l(l1) 
"-r-------------------------------------r==:;---:-- -- -- ------------- ----------,--------------------------/ Node Voltage, 
VN 100: 
- -- ---- -- -- -- r --- ----- -- ----, -- -- --- ---- -~ ------- -- ----- T -- ----- ------ -r ------ -- ----- -;-- -- --- -- ------, . . 
----r--------------,-------




















o Ill1) 1!luT-r=-==\ ____ _ 
'ooi 
.:::::::::::-:~::::::::::::::::::::::::::::~::::::::::=:-------- -: : :\--.;2 Node ~:ltage, 
L_-~~ 
"' -2U+·-····T·-······---···r··-····-·-···,-·-····-·····-~--------------,---····--·····r·············...,--•·· --------,--------····-·r··-··-·····--,------
719.1l1JS 71'il.6us 721L0us 72U.Ims 721.8Us 721.2us 721.6us 722.11us 722.4us 722.8us 
Q U{H1os) 
82 









SEt»: ·:::~_:;;;~! :::::::::::::::::------ ----m----~ Inductor Current, h t ----------------- -----------------------f- ---- -- ----m-------um m -------m -m -- ---u 
1.9Al 
II.IIA: 
11.1n .,_ __________________ _ 
----------- -- ----------------------------------------------- -----------------------------·------. 
.. rr _ ..  ~ _ __ -L---------------~------------J--------- ---/.____N_o-de-~,--:_~t-a-ge_,_, 
-1.7U + -----,.-----········-,····· ···- ----~-------- ----T·············r·---- -------,---···········,.------ -------,-- -···· 
719.0Us 7111.6u5 720.0Us 720 .... us 120.8us 121.2us 721.6115 722.0m; 122.4us 722.11115 
c U(l'tl;s) 
83 
15) Configuration of (Sl :4; S2:3) 
PWMJ J L 19 
Vo 





. 821 t fo 
1171111111T------ 7-------·-------.--------------------------------------
a7slllll~ 
----------------- Output Current, /0 ---------, 
-~ 
870111t11 






Inductor Current, h 
_____________________ ,--~-~ 
13.0U r·----~----- -------------------------;7' Node Voltage 
~ VN 
------------------------------------------r===\-
. . . 
~ . 
·1.7U+--····T·········· .... ,. .......... ---~- ----,------- ------,--------------.------ ---..------------ --~--
719.11us 719.6us no.ous l20.4us l2ft.8us 721.2us 721.6us 722.0us 722.4u5 122.8us 
c U(M1 :s) 
Tillie 
84 







865..0~ i •. ·;;.:L ___ : ______________ c __________ /1 
~ -l(R1) 
, .1111 r··--- -~- ______ -------:·------------ : __ _ Inductor Current, h 1--::::::::: : : 
IJ.'IIli · 
U.88! 
0- 711 _:__-- -- ----- ---- --- ---- -------- ------ ----- ---- --- -- -------- ------ ---- --- ------ - ----- ---- ---~- - ----- --- -----
~ l(l1) 





·1.7ll+······~---···········r············-,··············r·············-,··············r·············-,--- ·---------~ -------------r 




SRBC circuit with MOSFETs parallelism teclmique for DCM 







___!!. r-~c-lr-_ --R---1!F--,; __ 
l fo 
:ii:i L __ ------------- -_--- -- _-- ---- ---.---- -- -- -----;;1_--
D -I(R1) 
2. QA !---------------------~------------------------------ --






13. OOT ----------------------------------------------- ------------------------- ------------------··--------····------------------- VN 
'------
-1.7U.j. •••••• , ••••• ·········r····· -------~--------------r-- -----------, -------------r ----------··--r····· -------~----··········r····· ·····---~-------



















~ ) c_ __ · __ __, 
-1.7U+······r··············r······-------,-----------·-·r··········•-•>;•···--------··r··············t···-----------,---







3) Configuration of (Sl: 1; S2:3) 
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6'i161011-'- ---------------------.---------,--------------------- ----------------------------------------------- -------------- ---' 






SED>, L_ ______ _} 
Node Voltage, 
VN 
-1.7U +------~------------ ------------...,----· ··-------,--- ----------,---····--- ------------..,····----- ----,---····----·--r ------------..,·--
719.01.15 719.lius 728.0Us 720.4us 720.8us 721.2us 721.6us 722.Dus 722.4us 122.8us 
a U(H1:s} 
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-1 • 711 + -- · · · -~---- · --- · · · -- ·r·- • • ------- - ------ ---,---------- -- -~--- ----- ------.-- • --· -- • ------,- ------- ---- ·' -- -- • • -- • -- • --c --- --- --- • -...- ·- • ·- • 




6) Configuration of (Sl :2; S2:2) 
PWMJ 
.-.---------~----~--~~ 
- L h 
c 
R 




71 OMI l .. --- --- ------ ------..-------'------'--; ____ ---- ---- ---- -- ------ ---- -----




, .• 'h·-·--· -- ------··········· 
-1.7U+ -------------r ---, •• ---- •• --- ••• r ------. ----- • ..., ••. -





121.ftus 722.0Us 722.11115 722.8us 













o l(L 1) 
"-'"~ - ----------------------------------------- ------------------------------------- ---
R 
c 
----- -------------- -------------.., 
Node Voltage, 
VN 
-1 • 7U +-----· T •• •• •• • • • •••• ·r · ••••• · ••• · · · ~--· - ------- -- r··· · ---- · • ··-,··· · · · ••• · · · ··r· ·• ·····-·•· ---,-- · ••••• · · •••• T •••• ••• • ----·r- ---- · · •••• · · , ••• ··-
719.0Us 719.6us 7211.llus 720.11us 721L8us 121.2us 121.6us 722.Dus 122.4us 722.Bus 
o U(Uta;-) 
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---m--mnm--mm_m ___ mj 
~· 
0UipUI Curren!, / 0 ~ -mm---mmmmmm---








o 11(1'11 :s) 
-----,------------ ··r··------------ ------------,--------------,.. ------------,------~ 
719.6us 721LIIus 720.'«15 720.8us 721.2us 121.o-us 722.0Us 722.'1us 722.8us 
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Q I(L 1) 
13.11Ui 
-1.70+------~-------------·r·------------,--------------r··------------,------------·-r··------------,--------------,--------------.-------- ---••-,------
719.1Jus 719.6us 7211.0us 720.4us 720.8us 121.2us 721.6us 722.1Jus 722.4us 722.8us 
o U(WI:s) 
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-t .ool --------------------------------- ----------- -------------------- -------------------,--------, -------------------------
Q I(Lt> Node Voltage, 





--·-·r·············; -----------··r·············;······-- -----,----·· ······--.·····-- ------;-·············r---- -----··· ;······· 
719.6us 7211.0115 7211.11us 720.8us 721.2us 721.6US 722.0us 722.4Us 722.8us 
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c s R 
PWM2 lfo 
"'"'r--------------------------------------------------------- --------------J Output Current, ]0 ~------------------------
~/ 




-1. OA _:.._ __________________ _ 








-¥"' Node Voltage, n -------------------- - \ ---- vN n 
L_ ___ -,-_--' 
. 
I 
120.8us 721.2us 721.6US 722.1lus 722.4115 722 .Bus 
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12) Configuration of (Sl :3; S2:4) 







::~: ~-·--- ---------------- --.-----------,------ -- --- --------------- -------------- --------- -- ------------ --- --- --------------_j 
D -I(R1} 
2. Ofl i---------------------
L__ _ ____,~:-' 
---------------- ------------------- ··: 
11.00~ 
SEL>>] 
;::: ;:R:::::::::·------------:: ___ ~ : :: ::::::::::::::::::::::: :: /LN-od_e_~.:_:_'tag-Te_, -'n :::::::::::::::-- " 
. 
~ L---------~ 
·1.7U +---- -------------r ------------,---·-·····-···r··-----······-,···· ------------.-,-------·······;······ ------.------.j 
719.0t.ls 719.6us 7211.Dus 720.11us 721.8us 721.2us 721.6us 722.Dus l22.4us 722.8us 
o U(H1'5) 
97 











" I(L1) 13.1!UT- -------------------
-1 .7u.f-------.--------- --·-r-------------,---------
71\l.llus 7111.6us 12U.IIUs 






----·------·-,············- r •• ··········,- ------·-···············-r············-,-
721J.ItuS 72fi.Bus 721.2us 121.6us 722.11Us 722 .llus 722.8us 
98 













-1.11A .:. _________________ _ 
o I(L1) 




-1.7U +------T·-- ----------r··---- -------,-----------·-·r··- ----------,--------------r····------------,-- -----------,------------··r·---- -------,-------
719. Ous 719.6us 720. Dus 720.4us 720.8us 721.2us 121.6US 722. OUs 722 .4us 722 .!Ius 
o U(H1:s) 
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-1 .711+------,--------------c-------- ------.--------------,---------- -------------r-- -------- · -,---------------,-- -----------r------ --------,--
719.11!15 719.6us 721J.Bus 12il.'ws 120.8us 121.2us 721-"'us 722.1lus 722.1rus 722.Bus 
o 11(1'11 :s) 
Tine 
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" l(l1) 13.Wrr==\ _______ _ 




SEL>> ~ '--------. ____ _____) 
·1 • 7U + · · ----~ · ······· · · ···· r· • ••• •• • •• ·-·-r- ------ ---- · • ------ · •· ••• · · T •••••• • •••••• ·r ···- - ----- · --.,·•··· · · •••• ---~-- ·• · ···- ·-·-r·· · · · • ·• · · · ··-,·· · •• · 






1) SRBC with CGD 








3) SRBC with compensator-AGD 




Loa:d used. It is not inclu cd in the 
calculation·ofthe transfe function of 




Part Of the filter u:sed to detetrnine 
the- tranSfer functiOn of the open 
loop SBC 
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Proposed MPPT 
controller 
